Study on the evolution of silicon integrated circuit technology: fromscaling to lower power consumption

Authors

  • Yiwen Wu
  • Ruofei Jia
  • Ziyang An
  • Baozhi Ding

DOI:

https://doi.org/10.61173/5xwrpq93

Keywords:

transistor, power consumption, silicon integrated circuit, technology development

Abstract

Silicon-integrated circuit technology has a profound influence on people’s daily lives. Throughout history, the goal of
the evolution of this integrated technology has changed from scaling to lower power consumption because of multiple
difficulties scientists face. By measuring and estimating the trade-off between circuit size and power, scientists have
already developed multiple new technologies to upgrade the silicon-integrated circuit. Some new methods people are
trying to find out that could be better to solve the problem. We did the research through one of the methods called postscaling technology. We found out it is possible to control the heat and power consumption of the circuit, which, under
the circumstance of minor scaling and stable operation mode.

References

[1] Z. Ke, Silicon integrated circuit technology and development trend, 2004, DOI: 10.16257/j.cnki.1681-1070.2004.04.002 Figure 7 conceptual diagram of postscaling

[2] Z . G . Yu , D e v e l o p m e n t t r e n d a n d p r o s p e c t o f technology with three points explained in the silicon integrated circuit, 2003, DOI: 10.16257/ view j.cnki.1681-1070.2003.02.001

[3] N. Nishiyama; T. Amemiya, On-Silicon Photonic Integrated Circuit toward On-chip Interconnection and Distributed Computing, 2021, DOI: https://ieeexplore.ieee.org/ document/9508658

[4] Z. P. Zhou, B. Yin, Q. Z. Deng, X. B. Li, and J. S. Cui, Lowering the energy consumption in silicon photonic devices and systems, 2015, DOI: https://doi.org/10.1364/PRJ.3.000B28

[5] A. V. Bhaskar, “Estimation of Power Consumption in a Network-on-Chip Router,” 2022 IEEE Delhi Section Conference (DELCON), 2022, pp. 1-7 DOI:10.1109/ DELCON54057.2022.9753477.

[6] C. J. Wei. A review of power optimization technology of integrated circuits[J].Journal of Shanghai Electric Power University,2011,27(2):187-192. DOI: 10.3969/j.issn.1006-4729.2011.02.020. Figure 8 Structure of MOS transistors: (a) [7] Y. Tokusashi, H. Matsutani and H. Amano, “Key-value planar transistor and (b) FinFET Store Chip Design for Low Power Consumption,” 2019 IEEE Symposium in Low-Power and High-Speed Chips (COOL 3. Conclusion CHIPS), 2019, pp. 1-3,. In this review, the evolution of silicon integrated circuit DOI: 10.1109/CoolChips.2019.8721352. technology and its facing problem has been explained. [8] Electronic audiophile forum integrated technology exchange Under such circumstances, the development of new (2020/11/26) https://bbs.elecfans.com/jishu_2012759_1_1.html materials is indispensable to realize devices with [9] EETOP CEO BiJie(2021/12/28) https://zhuanlan.zhihu.com/ p/450706717

Downloads

Published

2023-06-01